

FIG. 1





FIG. 2



**FIG. 3**

VOLTAGE DOMAIN DEFINITION FILE

205

CONNECTION DECLARATION	GLOBAL VOLTAGE ISLAND	FLATTEN LEVEL	OFF CHIP SUPPLY	REGULATED SUPPLY	SUPPLY HEADER	CONTROLLED FROM	GND NOISE ISOLATED	VSS RAIL VALUE (V)	VDD RAIL VALUE (V)	EXTERNAL NOISE SUPPRESSOR REQUIRED
WIRE REGISTER INPUT OUTPUT	Y Y Y Y Y		Y Y Y Y					0.0	0.0	1.2
WIREVDD2 INPUTVDD2 OUTPUTVDD2	Y Y Y Y		Y Y Y Y					0.0	0.0	1.2
WIRE H1 VIA REGISTER H1 VIA INPUT H1 VIA OUTPUT H1 VIA	Y Y Y Y Y			Y Y Y Y				0.0	0.0	1.2
WIRE H1 VIB REGISTER H1 VIB INPUT H1 VIB OUTPUT H1 VIB	Y Y Y Y Y			Y Y Y Y				0.0	0.0	1.2
WIRE H1 VIC REGISTER H1 VIC INPUT H1 VIC OUTPUT H1 VIC	Y Y Y Y Y			Y Y Y Y				0.0	0.0	1.2
WIRE H1 VID REGISTER H1 VID INPUT H1 VID OUTPUT H1 VID	Y Y Y Y Y			Y Y Y Y				0.0	0.0	1.2
WIRE H1 VIE REGISTER H1 VIE INPUT H1 VIE OUTPUT H1 VIE	Y Y Y Y Y		WIRE H1 VC	REGISTER H1 VC	INPUT H1 VC	OUTPUT H1 VC		0.0	0.0	1.75

FIG. 4

DESIGN CONSTRAINT FILE						
CONNECTION DECLARATION	VDD NOISE TARGET (mV)	VSS NOISE TARGET (mV)	VDD DROOP TARGET (mV)	VSS DROOP TARGET (mV)	OPERATING FREQUENCY (MHz)	SWITCHING FACTOR %
WIRE REGISTER INPUT OUTPUT	300 300 300 300	200 200 200 200	100 100 100 100	100 100 100 100	80 80 80 80	50 50 50 50
WIREVDD2 INPUTVDD2 OUTPUTVDD2	400 400 400	300 300 300	200 200 200	200 200 200	40 40 40	50 50 50
WIRE H1 VIA REGISTER H1 VIA INPUT H1 VIA OUTPUT H1 VIA	100 100 100 100	50 50 50 50	100 100 100 100	100 100 100 100	160 160 160 160	50 50 50 50
WIRE H1 VIB REGISTER H1 VIB INPUT H1 VIB OUTPUT H1 VIB	100 100 100 100	100 100 100 100	200 200 200 200	200 200 200 200	20 20 20 20	30 30 30 30
WIRE H1 VIC REGISTER H1 VIC INPUT H1 VIC OUTPUT H1 VIC	100 100 100 100	100 100 100 100	50 50 50 50	50 50 50 50	200 200 200 200	50 50 50 50
WIRE H1 VID REGISTER H1 VID INPUT H1 VID OUTPUT H1 VID	100 100 100	50 50 50	25 25 25	25 25 25	200 200 200	50 50 50

FIG. 5

PREFERRED COMPONENTS FILE	215
**SPECIFIC COMPONENTS WITHIN** **THE SYSTEM LIBRARAY TO** **TARGET FOR USE IN DESIGN**	
**ON-CHIP CAPACITORS CAP1 CAP3	
**OFF-CHIP CAPACITORS DCACAP1	
**ON MODULE CAPACITORS *NULL ENTRY	
**ON CHIP REGULATORS REG1	
**OFF CHIP REGULATORS *NULL ENTRY	
**HEADERS VDDHEADER1 VDDHEADER4 VSSHEADER1	
*NOISE FILTERS NOISEFILTER1	
*OFF-CHIP FILTERS DCAFFRRITE1	
**RESISTORS RES3 RES 8	
**DCA RESISTORS NULL ENTRY	
**MODULE LEVEL RESISITORS MODRES1	

*FIG. 6*




FIG. 7A




FIG. 7B




FIG. 7C




FIG. 8